# MIPS assembler Language



#### **2** Assembler

### **Processor-Programmer communication**

Assembler language.

1 instruction corresponds to 1 bit string sent to the processor and interpreted as an instruction.

1 instruction (mnemonic) corresponds to a primitive action understood by the programmer (compiler) writer.

Assembler and ISA are developed together the architect has knowledge of both

We need to choose.

I have chosen to start from the programmers view.

Your knowledge of computing will help you to understand the language.

When we know what is to go implemented we look at how it is implemented.

#### **3** Instructions

# Registers

Computation at the basic level is arithmetic.

Most modern computer architectures do not allow arithmetic operations on the values in memory.

Arithmetic is done performed on values in *Registers* 

We shall see that optimisation and pipelining benefits from many registers.

However another problem limits the practical number of registers.

Early days it was partially cost. Now more mundane.

We need to address registers.

Loops parallel

```
4 Registers
```

#### Registers

2 registers can be identified by 1 bit4 registers can be identified by 2 bits8 registers can be identified by 3 bits

2<sup>n</sup> registers can be identified by n bits

MIPS architecture has 32 registers – 5 bits

Suppose we want to move data from memory to a register.

The bit pattern in memory must include a part for the instruction; a part for the register address; a part for the memory address.

128 instructions needs 7 bits. So address has 20 bits for a 32 bit machine.

2<sup>20</sup> is 1 million – so can only address 4 Megabytes of memory directly. A problem

Byte addresses not bit addresses

```
5 Arithmetic
```

## **Registers Arithmetic**

```
Register 1 = Register 2 + Register 3
```

```
Three register addresses (15 bits) + instruction (7 bits) = 22 bits
```

# Load / Store

Moving a word to and from memory is known as "loading" and "storing.

```
lw $t0, 8($s1)
```

Load word

\$t0 is the destination register 8(\$s1) is the memory address where the data needs to come from

sw \$t0, 8(\$s1) reverse procedure Store word

Offset is number of words

\$s1 is a register which contains an address in memory and 8 is the offset from that address where the data can be found.

6 Memory	Memory addressing		
	\$s1 is a 32 bit register and by getting the address of the memory location from there we can access 2 <sup>32</sup> locations. Or about 4 Gbytes, which is where the address space for 32 bit machines comes from.		
	\$s1 is the base address 8 is the offset.		
	Allowing offsets like this allows us to easily loop through a number of locations.		
Our example	The MIPS architecture also allows the loading (and storing) of bytes and half words.		
		5	Assembler

```
7 Adding
```

# Addition

With data in registers manipulation Is possible.

```
add $t0, $s1, $s2
```

puts the result of adding the values in \$s1 to that in \$s2 and storing the result in \$t0.

sub \$t0, \$s1, \$s2

```
compilation
```

```
a = (b + c) - (d + f) \qquad Java
```

load instructions b -> f into \$s0 to \$s3

add \$t0, \$s0, \$s1b+cadd \$t1, \$s2, \$s3d+fsub \$s4, \$t0, \$t1(b+c) -(d+f)

store \$\$4 back into memory location for a

#### 8 Compilers

# Alternative

add \$s4, \$s0, \$s1 sub \$s4, \$s4, \$s2 sub \$s4, \$s4, \$s3

b+c b+c-d (b+c) -(d+f)

Saved on registers – need to know rules of arithmetic.

Compiler intelligence v. register number.

# The performance of a computer system depends on the hardware AND software.

The optimisations which can be performed by the hardware and software to some extent overlap.

Hardware improvements measured on unoptimised code are unlikely to be reproduced on optimised code.

Optimisations are not (necessarily) independent.

#### **9** Instructions

# **Instruction fields**

An R-type MIPS instruction has the following structure.

op code	e – 6bits	command
rs	- 5bits	source register 1
rt	- 5bits	source register 2
rd	- 5bits	destination register
shamt	- 5bits	shift amount
funct	- 5bits	function code – selects
		variant of opcode

Very simple instruction format. Many machines have far more complex instruction formats.

A constant format has advantages when it comes to performance.

In particular when we are trying to implement *instruction level parallelism*.

10	Binary
----	--------

# **Binary codes**

op code – 6bits	command
rs - 5bits	source register 1
rt - 5bits	source register 2
rd - 5bits	destination register
shamt - 5bits	shift amount
funct - 5bits	function code – selects
	variant of opcode
add \$s1, \$s2, \$s0	
op code = 000000	
funct = 100000	
Shamt = 000000	
rs = 01001	
rt = 01010	
rd = 01000	
<b>0</b> 00000 <b>0</b> 10001 <b>0</b> 1	010 <b>0</b> 1000 <b>1</b> 00000

<b>11</b> ILP	Inherent Parallelism	
	What happens when an instruction is executed. Say an <b>add</b>	
	Instruction is fetched from memory (cache).	
	Instruction is decoded – it is an add 🛛 ← Dec	ode 1
Memory access	Source register 1 decoded Data moved from b to \$s1  Decode 2 Source register 2 decoded Data moved from c to \$s2	If we have a single decoder
	Sum stored in \$s0	
Memory access	Destination register decoded Data moved from \$s0 to a	
	If we can overlap parts of the instruction it can run more quickly (without increasing the clock frequency	
		5 Assembler

#### **12** I-type

# Complications

Even the MIPS dataset cannot work with just one instruction format – the R-type.

I-type

op code – 6bits		command		
rs	- 5bits	source register 1		
rt	- 5bits	source register 2		
	- 16bits	constant or address		

We can add a constant to a register by using the **add immediate** instruction

addi \$t0, \$t0, 25

Adds 25 to the value in \$t0 and stores in \$t0

Note there is no subtract immediate – you use a negative constant.

Reduces the range ... reduces the number of instructions

13 More ops	Logical Ops	Java	MIPS	
	Shift left Shift right Bitwise and Bitwise or Bitwise not	<< >> &   ~	sll srl and, andi or, ori not	
	No integer multip	oly – just us	e shift and add	
Conditional branches causes problems in piplining. Next instruction is not known	beq \$reg1, \$reg2 bne \$reg1, \$reg2 Jumps to the labe equal.	, Label , Label el is the reg	gisters are (not)	Conditional branch
	j label Jumps straight to	o label		Unconditional branch 5 Assembler

```
14 More ops
```

# Set Ops

slt \$\$1, \$\$2, \$\$3 if \$\$2<\$\$3 \$\$1=1, else \$\$=0 slti \$\$1, \$\$2, 100

No branch on less than equality. Need to do set a value and then jump on a value.

# Why no branch on less than?

Number of instructions? Simpler instructions ...

Fight between instruction complexity and clock speed.

1 more instruction for this sort of branch against slower clock for **ALL** instructions.

Make the common case fast

#### **15** Methods











<sup>5</sup> Assembler



### Frame pointer

The stack pointer changes during a procedure.

Address of variables (offsets from \$sp) change if the \$sp changes. Creates problems!

Define the **frame point** *fp* – this points to the start of the stack



The portion which contains the methods saved registers and local data is called the **Procedure frame** or **Activation record** 

Start to understand the java stack trace utility.

Progress through a programme is stored on the stack. *Popping* the stack is equivalent to *unwinding* the calling sequence



22	Compiler*	
----	-----------	--

Memory Program Object method()

#### **Compiler support**

In-lining

In order to avoid all this overhead (for small pieces of code) in-line.

Move the code to the place it is wanted. By-pass all the complex code, at the cost of memory space.

C programmer can specify code to be "in-lined"

#### **Object-Oriented**

Each object needs a new area of memory Need to be able to copy code/data during the programme execution not just linking.

Methods (procedures) which only take a few lines are expensive.

At one time told don't break them out. Now rely on in-lining, but keep code clear to allow optimisation

23	Spills
----	--------

# Register spills

Register spins	
\$sp: the stack pointer register. Points to a place in memory whither you ca spill the registers. Stack is at the top of memory and grows down.	an
addi \$sp, \$sp -16 four words sw \$t0, 12(\$sp) sw \$t1, 8(\$sp) sw \$t2, 4(\$sp) sw \$t3, 0(\$sp)	call
Must decrement the stack pointer so callin routine can use stack.	ıg <sub>return</sub>
lw \$t3, 0(\$sp) lw \$t2, 4(\$sp) lw \$t1, 8(\$sp) lw \$t0, 12(\$sp) addi \$sp, \$sp, 16	
If the procedure makes a call itself if must store \$ra before, and restore it after	

# 24 MIPS registers **Conventional name/uses**

Name	Number	Use
\$zero	0	Constant 0
\$at	1	Assembler temporary
\$v0-\$v1	2-3	Function results
\$a0-\$a4	4-7	Arguments
\$t0-\$t7	8-15	Temporaries
\$s0-\$s7	16-23	Saved temporaries
\$t8-\$t9	24-25	Temporaries
\$k0-\$k1	26-27	Reserved for OS kernel
\$gp	28	Global pointer
\$sp	29	Stack pointer
\$fp	30	Frame pointer
\$ra	31	Return address

<b>25</b> Things to do	Method Actions			
For a method which makes no extra calls	addi sw sw <b>code</b>	\$sp, \$s0, \$s1,	\$sp, -4*n O(\$sp) 4(\$sp)	Expand stack Store variable Store variable
	lw lw addi jr	\$s1, \$s0, \$sp, \$ra	4(\$sp) O(\$sp) \$sp, 4*n	Restore variable Restore variable Shrink stack
For a method which makes <b>extra</b> calls	addi sw sw sw sw sw <b>code</b>	\$sp, \$ra, \$fp, \$a0, \$t0,	\$sp, -4*n O(\$sp) 4(\$sp) 8(\$sp) 12(\$sp)	Expand stack Save return Save frame Save any args Save any temps
	lw lw lw lw addi jr	\$t0, \$a0, \$fp, \$ra, \$sp, \$ra	12(\$sp) 8(\$sp) 4(\$sp) 0(\$sp) \$sp, 4*n	Restore temps Restore args Restore frame Restore return Shrink stack Return

# Byte transfer

To handle text which is stored in bytes, the MIPS has two more instructions

1b \$t0, 0(\$sp)	load byte
sb \$t0, 0(\$sp)	load byte

Hence the address is byte not word.

# 32 bit addresses.

It is useful to be able to set all 32 bits of a register. This is not possible with the commands given because the addi only has 16 bits for the data.

lui	\$t0, 245	load upper immediate,
		loads 245 into the upper
		byte of \$t0
ori	\$t0, \$t0, 312	will then put 312 into the
		lower byte of \$t0

#### **27** Jump

# J-Format

The jump format has a final word format

op 6 bits address 26 bits

It allows the maximum length jump without any further calculation.

We will see that it is possible to decode bits 7-22 as if they were register addresses and to just ignore their values for a jump instruction.

We do not wish to have to decode the op code in order to find out what the various bits of the command mean.

#### **28** Addressing

#### **MIPS addressing - review**

We wish to designate points in memory both to load/store data and to set the **PC** (programme counter).

**Register**: address in the register

**Base/Displacement:** address is the contents of a register plus a constant.

**Immediate**: value in instruction

**PC relative:** current position +/- a constant

**Pseudodirect:** upper 6 bits of the PC concatenated with the 26 bits of the jump address

Other modes are used in other machines and we have looked at some of those.

PC is a hardware location which contains the next address to be executed

29	Pseudo-	
ins	rtuctions	

### **Pseudo-instructions**

Instructions which are recognised by the assembler and are translated into machine code, but are not implemented by the hardware.

move mult multi

li div

The assembler will translate them into a number real instructions which are implemented in hardware.

Makes writing compilers for the hardware easier.