

2 Introduction

Pipelining

To complete an instruction a computer needs to perform a number of actions.

These actions may use different parts of the CPU.

Pipelining is when the parts run simultaneously on different instructions.

It is a vital technique in the quest for more powerful computers.

Clock rate is technology *Pipelining* is the clever use of that technology.

Assembly line:

different stages are completing different steps on different objects.

Each stage is a **pipe stage** or **segment** The pipeline connects them all.

Pipelining does not increase the speed at which the first instruction completes.

Pipelining increases the number of instructions which finish per second (in the steady state)

Pipelining predates the retreat from speed by Intel and AMD





3 Principles

Design overview

Pipeline is the core of the design Only use hardware, where there are net performance gains.

Principles:

Simple instructions and few addressing modes: CISC includes many ways to address memory. May need several parameters, uses microcode and may need several cycles just to calculate an address. RISC has simple address modes. Every instruction needs only one cycle per pipeline stage.

Register-Register (Load/Store)design:

The only way registers and memory interact is via a load or store operation. All other operations involve only registers. CISC supports arithmetico-logic operations on memory

Direct, pointers, offset

4 Principles	Principles:	
	<i>Pipelining:</i> Multistage pipeline which allows the CPU to perform more than one instruction at a time. The predictability (and similarity) of the time for all instructions aids in creating an efficient pipeline.	
	<i>Hardware control no (or a little) microcode:</i> No micro-coded ROM to execute complex instructions. All instructions directly in hardware for speed (and simplicity)	Not true of VAX, nor Inte
	Reliance on optimising compilers: Optimising Compilers don't just create low level instructions to implement the high level constructs. Reorder instructions, use of the registers to minimise memory accesses. Simplicity of opcodes, consistency of timings and absence of complex	
	addressing modes.	All ease problem of compiler writing
		Pipeline

5 Principles

Principles:

High performance Memory Hierarchy: Need to keep pace with CPU. Introduce memory/cache hierarchy including large number of registers Fast static RAM split cache.

D-cache data cache *I-cache* instruction cache Write buffers – on chip memory management.

6 Simple RISC	Notes
	ALU connects to the buses and thence to the register file of 32 GPRs
	Only load/store connect registers with the D-Cache
	Instruction fetch: fetches a single instruction per cycle from the I-Cache at an address given by the PC.
	Instruction fetch is controlled by the pipeline decode and control unit.
	The PC is incremented by 4 after each fetch. (Byte addressable and 32 bit words). PC can be loaded by a jump or branch target address.
	Aim: 1 instruction per clock cycle. Achievement depends on cache and pipelining.

7 Clock	Clock	
	Assembly line all items pass onto the next stage at the same time.	
	Pipeline all instructions pass onto the next stage at the same time.	
	The time that each stage takes is a <i>Processor cycle</i>	
	The cycle must leave time for the slowest stage to complete.	
	Need to balance the work done on each cycle.	Not more on RISC machines
t Li	Processor cycle is usually one <i>clock cycle</i> of the machine, sometimes two.	
	In a perfectly balanced pipeline the instruction throughput is just <i>p</i> times the unpipelined machine. Where p is the number of stages.	
	Pipeline overhead	
CPI measure of	Decrease in average time per completed instruction.	
performance.	Often measure as Clock Cycles per Instruction	
	Needs no input from the programmer to work	Pipeline

8 Basic RISC	RISC architecture	
The value will fill 32 or 64 bits.	 Not comprehensive review Data Operations only on registers Only load and store operations on memory half and double word options Few instructions all 1 word 32 Integer General Purpose Registers (GPR) Instruction Set	
	 ALU : Two registers to a third Register & signed extended immediate Ops include ADD, SUB, AND, OR. Immediate versions of the ops Signed and unsigned arithmetic ADDU Load/ Register source (<i>base register</i>) and an immediate field (<i>offset</i>). Sum makes the <i>effective</i> address. or sink. Branch/ Conditional transfer of control Jumps Unconditional transfer. 	Immediate Actual value #3
	extended offset added to the PC	

9 Instruction	Simple Execution Cycle	
	1.Instruction Fetch (IF). Send the Program Counter (PC) to memory and fetch next instruction. Update PC by adding 4.	Instructions are 4 bytes
Things that can be done without penalty	 1.Instruction Decode (ID) / Register Fetch a.Decode the instruction b.Read the registers c.Equality test on registers as read d.Sign extend the offset field e.Compute possible branch target address by adding offset to PC Decode in parallel with Register, because the register specifiers are in a fixed place in the word <i>fixed-field decoding</i> May not need it, but it takes no extra time. Also calculate sign extended immediate. 	In case required In case required Internal parallel
Write to cache	 1.Execution/effective address cycle (EX) ALU operates on operands prepared in a.Memory ref: Base register + offset to give effective address b.Register-Register execute op code c.Register-Immediate execute op code 1.Memory Access (MEM): Load, read using effective address, write the data from the second 	Branch: 2 cycles Store: 4 cycles Others; 5 cycles
	register using the first effective address from the first register 2.Write-back cycle (WB): Write the result into the register whether from the memory or the ALU	Pipeline





12 Stages	Instruction stages						
	IF ID EX MEM	I WB					
MIPS. See H&P, P&H and various other text books Look at an instruction architecture from the "pipeline"							
	It has 5 stages each one takes one o	clock cycle.					
	They are						
	IF Instruct	ion Fetch					
	ID Instruct	ion Decode					
	EX Execute	:					
	MEM Memory	-					
	WB Write Ba	ack					













Here the ALU operates on the operands which have been prepared in the decode cycle

Memory reference:

Calculates effective address by taking Base register and adding offset

Arithmetic

For register register op codes execute op code perform the arithmetic operation

Similarly for register

17 MEM



Write Back

IF	ID	EX	MEM	WB
----	----	----	-----	----

Write from place the memory reference placed the data, into the register

Step	R-Туре	Mem Ref	Branches	Jumps
IF	Instruction Register \Leftarrow Memory(PC) PC \Leftarrow PC + 4			
Instruction Decode/ Memory fetch	$A \leftarrow \text{Reg}[\text{IR}(25-21)]$ $B \leftarrow \text{Reg}[\text{IR}(20-16)]$ $ALUOut \leftarrow \text{PC + signextend}$ $(\text{IR}(15:0))$			
Execution	$ALUOut \Leftarrow A \text{ op } B$	ALUOut \leftarrow A + signextend IR(15:0)	if (A==B) PC \leftarrow ALUout	$PC \leftarrow PC +$ IR(25:0) shift
Mem access R type comp	$\operatorname{Reg}(\operatorname{IR}(15:11) \Leftarrow \operatorname{ALUout})$	Load MDR \Leftarrow Mem[ALUout] Store memory[ALUout]) \Leftarrow B		
Mem read completion		Load Reg(IR(20:16) \leftarrow MDR		Pipeline

19 Five stage pipe	Clock s						
	Look at (as well archited	Look at MIPS – used in Hennessey & Patterson (as well as Patterson & Hennessey) and other architecture books.					
	Clean at an acad	Clean architecture – not surprising designed by an academic					
	Easy to	pipeline.					
	Start a	new instru	iction on e	ach clock	cycle		
	Each cy	Each cycle becomes a pipe <i>stage</i> .					
Stage	IF	Register Read	ALU	Data	Register Write	Total	
Time	200ps	100ps	200ps	200ps	100ps	800ps	
	Each stage m	Each stage must take the same time. So each stage must go as slow as the slowest.					
Clock must be 200ps. (5 GHz)							
60mm light travel							
		I		I		Pipelin	

20 Five stage pipe		Instr	uction	time				
		Many types	' instruc	ctions – fol	low H&P	in looking	g at five	
	Instruction		IF	Register Read	ALU	Data	Register Write	Total
	Load Word <i>lw</i>	/	200ps	100ps	200ps	200ps	100ps	800ps
	Store Word su	W	200ps	100ps	200ps	200ps		700ps
Arithmetic add, sub, Branch beq Each stage Clock All in (singl stage		ld,sub,	200ps	100ps	200ps		100ps	600ps
		200ps	100ps	200ps			500ps	
		Each stage	Each stage must take the same time. So each stage must go as slow as the slowest.					
		Clock must be 200ps. (5 GHz) All instructions need to take the same time, (single cycle) so the instructions with missing stages do nothing at that point in the pipeline.						
All instructions take 800ps.								
Improves throughput but not latency Non-Pipel The s Assu start		Non-pipelined instructions take 800ps each. Pipelined instructions finish every 200ps.						
		The s Assur	"he speed up is approximately 1/stages. Assuming enough instructions to render the tart up cost negligible (and no pipeline stalls).				the calls).	Pipeline



22 Design	Designing for pipeline	
	MIPS all instructions the same length.	
	c.f. IA-32. Instructions vary in length. Would make pipelining very hard. But instructions translated to microcode. Microcode is MIPS like. Microcode is executed in a pipeline. Complex to preserve backward compatibility	
	Source register in the same place in all instructions. Register file can be accessed as instruction is decoded. Called "uniform decode"	If register position depends on instruction. Must decode first
	Memory operands only appear in loads or stores. Can calculate the memory address here and access in following stage. Memory operands introduce an extra stage in the pipeline.	
	Operands must be aligned – transfers can always be completed in a single stage.	
		Pipeline